

U.S. Application No. «Application\_No»

**REMARKS****RECEIVED  
CENTRAL FAX CENTER****JAN 19 2007**

The Applicants request reconsideration of the rejection.

Claims 5-10 remain pending.

The Examiner has objected to Applicants' Information Disclosure Statement filed on August 1, 2006 because the publication was not identified by publisher, author (if any), title, relevant pages, date and place of publication as required by 37 CFR 1.98(b)(5). The Applicants are submitting herewith a Supplemental Information Disclosure Statement with Form PTO-1449 which includes all of the available information.

The Examiner objected to the specification and rejected claims 5-10 under 35 U.S.C. §112, first paragraph, as failing to provide written description of the "order of bit sequence" claimed in claims 5 and 6 with respect to the transferring of operation units of data A and data B. In reply, the Applicants believe that pages 44-45 of the present specification, at minimum, support the claiming of the transfer of operation units in the bit patterns of data A and data B in order of bit sequence. In particular, page 44, lines 13-17 indicate that Fig. 21 shows the procedure of calculating the sum of a number A of  $16 \times 3$  bits and a number B of the same  $16 \times 3$  bits wherein A is composed of three words (16 bit block a word) denoted as A[0], A[1], A[2] in ascending order. B is denoted similarly. Inasmuch as it seems that the person of ordinary skill that the person of ordinary skill would clearly recognize a designation of blocks A[0], B[0] . . . A[2], B[2] as indicating the ascending order from least-significant bit blocks to most-significant bit blocks, the Applicants believe that there is no substantial question of written description support for the claimed "In order of bit sequence".

## U.S. Application No. «Application\_No»

However, to avoid the rejection, claims 5 and 6 have been amended to recite that the transfer is "in order of operation unit of said data A (data B)", these claims being indicated as containing allowable subject matter apart from the bit sequence as claimed. In this regard, there is clear antecedence within each claim for "operation unit" (e.g., "after transferring one operation unit in the bit pattern of data A in a memory"), as well as in the present specification ("operation unit" reading on the words A[0], B[0], etc.).


The remaining objections and rejections concern claim 11-13, which have been canceled to expedite the allowance of claims 5-10. In addition, claims 1-4, which were withdrawn pursuant to an earlier Restriction Requirement have been canceled to expedite the allowance of the application. Accordingly, the application is believed to be in condition for allowance.

In view of the foregoing amendments and remarks, the Applicants request reconsideration of the rejection and allowance of the claims.

To the extent necessary, Applicants petition for an extension of time under 37 CFR 1.136. Please charge any shortage in fees due in connection with the filing of this paper, including extension of time fees, or credit any overpayment of fees, to the deposit account of Mattingly, Stanger & Malur, P.C., Deposit Account No. 50-1417 (referencing attorney docket no. NIT-294).

Respectfully submitted,

MATTINGLY, STANGER, MALUR & BRUNDIDGE, P.C.

  
Daniel J. Stanger  
Registration No. 32,846

DJS/sdb  
(703) 684-1120